

01-096/RCE

IN THE CLAIMS

1. (currently amended) A process for forming a conductive via in an integrated circuit structure, where the integrated circuit structure includes a first dielectric layer overlying a first conductive layer, the process comprising:
- 5 (a) forming a via cavity in the first dielectric layer, the via cavity exposing the first conductive layer;
- (b) etching the via cavity with a hydrogen-containing plasma;
- (c) in a deposition reactor, forming a liner layer in the via cavity by;
- 10 (i) ~~depositing no more than about twenty angstroms a portion of the~~ depositing no more than about twenty angstroms a portion of the liner layer in the via cavity,
- (ii) ~~forming an isotropic plasma of hydrogen and nitrogen ions using a plasma source disposed upstream from the deposition reactor~~ forming an isotropic plasma of hydrogen and nitrogen ions using a plasma source disposed upstream from the deposition reactor integrated circuit structure,
- (iii) ~~flowing the isotropic plasma into the deposition reactor to the~~ flowing the isotropic plasma into the deposition reactor to the integrated circuit structure,
- 15 (iv) exposing the liner layer to the isotropic plasma, thereby densifying the liner layer, including sidewalls of the liner layer, and
- (v) ~~repeating steps (c)(i) through (c)(iv) until the liner layer is formed to a desired thickness, and~~
- 20 (d) forming a second conductive layer adjacent the liner layer in the via cavity, the second conductive layer substantially filling the via cavity to form the conductive via.
2. (original) The process of claim 1 further comprising Argon sputtering the via cavity after step (b) and before step (c) to at least partially remove residue on the first conductive layer in the via cavity.
3. (previously presented) The process of claim 1 wherein step (b) comprises stripping carbon and oxygen from a residue on the first conductive layer in the via cavity.

01-096/RCE

4. (previously presented) The process of claim 1 wherein step (b) comprises forming hydrogen ions from at least one of the gases including N_2H_2 , NH_3 , and H_2 .
5. (previously presented) The process of claim 1 wherein step (c) comprises forming the liner layer by chemical vapor deposition of titanium nitride.

6. (cancelled)

6.7. (previously presented) The process of claim 1 wherein step (c) comprises forming the isotropic plasma by microwave excitation of at least one of the combinations of gases including N_2H_2 , NH_3 and N_2 , and H_2 .

7.8. (original) The process of claim 1 further comprising forming a titanium layer over and adjacent the first conductive layer in the via cavity after step (a) and before step (b).

8.9. (previously presented) The process of claim 1 wherein step (d) further comprises forming the second conductive layer of tungsten.

9.10. (currently amended) A process for forming a conductive via in an integrated circuit structure, where the integrated circuit structure includes a first dielectric layer overlying a first conductive layer, the process comprising:

- 5 (a) forming a via cavity in the first dielectric layer, the via cavity exposing the first conductive layer;
- (b) forming a titanium layer over and adjacent the first conductive layer in the via cavity;
- (c) etching the via cavity with a hydrogen-containing plasma, thereby stripping carbon and oxygen from a residue on the first conductive layer in the via cavity;
- 10 (d) Argon sputtering the via cavity to at least partially remove the residue on the first conductive layer in the via cavity;
- (e) in a deposition reactor, forming a titanium nitride liner layer in the via cavity by;

01-096/RCE

- 15 | (i) depositing ~~no more than about twenty angstroms~~ a portion of the
linar layer in the via cavity,
- (ii) forming an isotropic plasma of hydrogen and nitrogen ions ~~using a
plasma source disposed upstream from the deposition reactor~~
integrated circuit structure,
- 20 | (iii) flowing the isotropic plasma ~~into the deposition reactor to the~~
integrated circuit structure,
- (iv) exposing the titanium nitride liner layer to the isotropic plasma,
thereby densifying the titanium nitride liner layer, including
sidewalls of the titanium nitride liner layer; and
- 25 | (v) repeating steps (c)(i) through (c)(iv) until the liner layer is formed
~~to a desired thickness, and~~
- (f) forming a tungsten layer adjacent the titanium nitride liner layer in the via
cavity, the tungsten layer substantially filling the via cavity to form the
conductive via.

10 *W.* (currently amended) A process for forming a conductive via in an integrated
circuit structure, where the integrated circuit structure includes a first dielectric
layer overlying a first conductive layer, the process comprising:

- 5 | (a) forming a via cavity in the first dielectric layer, the via cavity exposing the
first conductive layer;
- (b) in a deposition reactor, forming a liner layer in the via cavity by;
- 10 | (i) depositing ~~no more than about twenty angstroms~~ a portion of the
linar layer in the via cavity,
- (ii) forming an isotropic plasma of hydrogen and nitrogen ions ~~using a
plasma source disposed upstream from the deposition reactor~~
integrated circuit structure,
- (iii) flowing the isotropic plasma ~~into the deposition reactor to the~~
integrated circuit structure,
- 15 | (iv) exposing the liner layer to the isotropic plasma, thereby densifying
the liner layer, including sidewalls of the line layer; and

01-096/RCE

- (v) repeating steps (b)(i) through (b)(iv) until the liner layer is formed to a desired thickness, and
- (c) forming a second conductive layer adjacent the liner layer in the via cavity, the second conductive layer substantially filling the via cavity to form the conductive via.

20

11-12. (previously presented) The process of claim 11 wherein step (b)(ii) comprises forming the isotropic plasma by microwave excitation of at least one of the combination of gases including N_2H_2 , NH_3 and N_2 , and H_2 .

12-13. (original) The process of claim 11 further comprising forming a titanium layer over and adjacent the first conductive layer in the via cavity after step (a) and before step (b).

13-14. (previously presented) The process of claim 11 wherein step (c) comprises forming the second conductive layer of tungsten.

14-15. (original) The process of claim 11 further comprising etching the via cavity with a hydrogen-containing plasma after step (a) and before step (b) to at least partially remove residue on the first conductive layer in the via cavity.

15-16. (original) The process of claim 11 further comprising Argon sputtering the via cavity after step (a) and before step (b) to at least partially remove residue on the first conductive layer in the via cavity.

16-17. (original) The process of claim 11 further comprising etching the via cavity with a hydrogen-containing plasma after step (a) and before step (b) to at least partially strip carbon and oxygen from a residue on the first conductive layer in the via cavity.

17-18. (original) The process of claim 11 further comprising etching the via cavity with a hydrogen-containing plasma after step (a) and before step (b), where the hydrogen is formed from at least one of the gases including N_2H_2 , NH_3 , and H_2 .

01-096/RCE

~~18~~ 19. (previously presented) The process of claim 11 wherein step (b) comprises forming the liner layer of titanium nitride by chemical vapor deposition.

20. (cancelled)